


FIG. 1B







FIG. 1D



I-TLB	DECODED PROPERTY VALUES			PROTECTED	INSTRUCTIONS	COLLECT PROFILE	PROBE FOR	I/O MEMORY	
PROPERTY BITS	ISA 194	8 8 8		INTERPRETATION	SENT To:	TRACE- PACKETS?	TRANSLATED CODE	REFERENCE EXCEPTIONS	
00	TAP	TAP	NO	NATIVE CODE OBSERVING NATIVE RISCy CALLING CONVENTIONS	native Decoder	NO	NO	FAULT IF SEG.tio	
01	TAP	x86	NO	NATIVE CODE OBSERVING x86 CALLING CONVENTIONS	NATIVE DECODER	NO	NO	FAULT IF SEG.tio	
10	x86	x86	20	x86 CODE, UNPROTECTED - TAX! PROFILE COLLECTION ONLY	x86 HW Converter	if Enabled	NO	TRAP IF PROFILING	
11	x86	x86	YES	x86 CODE, PROTECTED - TAX! CODE MAY BE AVAILABLE	x86 HW Converter	IF Enabled	BASED ON I-TLB PROBE ATTRIBUTES	TRAP IF PROFILING	

180,182, 184,186 184,186


FIG. 2A

	•	110.2/					
204							
040	TRANSITION (SOURCE => DEST) ISA & CC PROPERTY VALUES	HANDLER ACTION					
212~	00 => 00	NO TRANSITION EXCEPTION					
	00 => 01	VECT_xxx_X86_CC EXCEPTION - HANDLER CONVERTS FROM NATIVE TO x86 CONVENTIONS					
216~	00 => 1x	VECT_xxx_X86_CC EXCEPTION - HANDLER CONVERTS FROM NATIVE x86 CONVENTIONS, SETS UP EXPECTED EMULATOR AND PROFILING STATE					
218~	01 => 00	VECT_xxx_TAP_CC EXCEPTION - HANDLER CONVERTS FROM x86 TO NATIVE CONVENTIONS					
	01 => 01	NO TRANSITION EXCEPTION					
222~	01 => 1x	VECT_X86_ISA EXCEPTION [CONDITIONAL BASED ON PCW.X86_ISA_ENABLE FLAG] - SETS UP EXPECTED EMULATOR AND PROFILING STATE					
224~	1x => 00	VECT_xxx_TAP_CC EXCEPTION - HANDLER CONVERTS FROM x86 TO NATIVE CONVENTIONS					
226	1x => 01	VECT_TAP_ISA EXCEPTION [CONDITIONAL BASED PCW.TAP_ISA_ENABLE FLAG] - NO CONVENTION CONVERSION NECESSARY					
	1x => 10	NO TRANSITION EXCEPTION - [PROFILE COMPLETE POSSIBLE, PROBE POSSIBLE]					
230~	1x => 11	NO TRANSITION EXCEPTION - [PROFILE COMPLETE POSSIBLE, PROBE NOT POSSIBLE]					

## FIG. 2B

040	NAME	DESCRIPTION	TYPE		
244~	VECT_call_X86_CC	PUSHARGS, RETURN ADDRESS, SET UP x86 STATE	FAULT ON TARGET INSTRUCTION		
	VECT_jump_X86_CC	SET UP x86 STATE	FAULT ON TARGET INSTRUCTION		
246~	VECT_ret_no_fp_X86_CC	RETURN VALUE TO EAX:EDX, SET UP x86 STATE	FAULT ON TARGET INSTRUCTION		
250~	VECT_ret_fp_X86_CC	RETURN VALUE TO x86 FP STACK, SET UP x86 STATE	FAULT ON TARGET INSTRUCTION		
	VECT_call_TAP_CC	x86 STACK ARGS, RETURN ADDRESS TO REGISTERS			
252~	VECT_jump_TAP_CC	x86 STACK ARGS TO REGISTERS	FAULT ON TARGET INSTRUCTION		
254~	VECT_ret_no_fp_TAP_CC	RETURN VALUE TO RV0	FAULT ON TARGET INSTRUCTION		
256~	VECT_ret_any_TAP_CC	RETURN TYPE UNKNOWN, SETUP RV0 AND RVDP	FAULT ON TARGET INSTRUCTION		

FIG. 2C






FIG. 3B




FIG. 3C




FIG. 3D




FIG. 3E




FIG. 3F




FIG. 3G

X86-to Tapestry transition exception handler // This handler is entered under the following conditions: // 1. An x86 caller invokes a native function // 2. An x86 function returns to a native caller // 3. x86 software returns to or resumes an interrupted native function following an external asynchronous interrupt, a processor exception, or a context switch **321** dispatch on the two least-significant bits of the destination address case"00" // calling a native subprogram // copy linkage and stack frame information and call parameters from the memory // stack to the analogous Tapestry registers // set up linkage register — 323 LR **←** [SP++] // address of first argument \_\_\_\_\_324 322 AP <del>≺</del>−SP // allocate return transfer argument area ~ SP <del>----</del> SP - 8 SP — SP & (-32) // round the stack pointer down to a 0 mod 32 boundary  $XD \leftarrow 0$ // inform callee that caller uses X86 calling conventions case "01" // resuming an X86 thread suspended during execution of a native routine if the redundant copies of the save slot number in EAX and EDX do not match or if the redundant copies of the timestamp in EBX:ECX and ESI:EDI do not match { // some form of bug or thread corruption has been detected goto TAPESTRY\_CRASH\_SYSTEM( thread-corruption-error-code ) \_\_\_\_\_372 save the EBX:ECX timestamp in a 64-bit exception handler temporary register 373 -370 (this will not be overwritten during restoration of the full native context) use save slot number in EAX to locate actual save slot storage \_\_\_\_374 restore full entire native context (includes new values for all x86 registers) if save slot's timestamp does not match the saved timestamp { 376 // save slot has been reallocated; save slot exhaustion has been detected goto TAPESTRY\_CRASH\_SYSTEM( save-slot-overwritten-error-code ) free the save slot case"10" // returning from X86 callee to native caller, result already in registers RV0<63:32> --- edx<31:00> // in case result is 64 bits -332 convert the FP top-of-stack value from 80 bit X86 form to 64-bit form in RVDP SP <del>←</del>ESI // restore SP from time of call case"11" // returning from X86 callee to native caller, load large result from memory RV0..RV3 — load 32 bytes from [ESI-32] // (guaranteed naturally aligned) 329 // restore SP from time of call SP <del>≺</del> ESI 337 EPC ← EPC & -4 // reset the two low-order bits to zero \

FIG. 3H

```
340
Tapestry-to-X86 transition exception handler
   // This handler is entered under the following conditions:
   // 1. a native caller invokes an x86 function
   // 2. a native function returns to an x86 caller
   switch on XD<3:0> { _____341
   XD_RET_FP:
                                  // result type is floating point
        FO/FI 	→ FINFLATE.de( RVDP) // X86 FP results are 80 bits
        SP <del>←</del> from RXA save
                                          // discard RXA, pad, args
        FPCW ← image after FINIT & push // FP stack has 1 entry
        goto EXIT
   XD RET WRITEBACK:
                                          // store result to @RVA, leave RVA in eax
        RVA ← from RXA save
                                          // address of result area
        copy decode(XD<8:4>) bytes from RV0..RV3 to [RVA]
                                                                                      342
        eax <del>←</del> RVA
                                          // X86 expects RVA in eax
        SP ← from RXA save
                                          // discard RXA, pad, args
        FPCW <del>← image after FINIT</del>
                                                 // FP stack is empty
        goto EXIT
   XD RET SCALAR:
                                  // result in eax:eda
        edx<31:00> --- eax<63:32>
                                          // in case result is 64 bits
        // discard RXA, pad, args
        FPCW ← image after FINIT
                                                  // FP stack is empty
        goto EXIT
   XD_CALL_HIDDEN_TEMP: // allocate 32 byte aligned hidden temp
        esi<del>≺</del>-SP
                                          // stack cut back on return
        SP → SP - 32
                                          // allocate max size temp
        RVA<del><</del>-SP
                                          // RVA consumed later by RR
        LR<1:0>←"11"
                                          // flag address for return & reload-
        goto CALL_COMMON
                                  // remaining XD_CALL_xxx encodings
   default:
        esi<del></del>

SP
                                          // stack cut back on return -
        LR<1:0> <del><--</del>"10"
                                          // flag address for return -
CALL COMMON:
        interpret XD to push and/or reposition args -
                                          // push LR as return address
        [-SP]--LR
EXIT:
                                                                          348
        setup emulator context and profiling ring buffer pointer
   RFE - 349
                                          // to original target
}
```


FIG. 31

```
350
interrupt/exception handler of Tapestry operating system:
    // Control vectors here when a synchronous exception or asynchronous interrupt is to be
    // exported to / manifested in an x86 machine.
// The interrupt is directed to something within the virtual X86, and thus there is a possibility
// that the X86 operating system will context switch. So we need to distinguish two cases:
// either the running process has only X86 state that is relevant to save, or
   there is extended state that must be saved and associated with the current machine context
        (e.g., extended state in a Tapestry library call in behalf of a process managed by X86 OS)
if execution was interrupted in the converter - EPC.ISA == X86 {
        // no dependence on extended/native state possible, hence no need to save any
        goto EM86_Deliver_Interrupt( interrupt-byte )
} else if EPC.Taxi_Active {
        // A Taxi translated version of some X86 code was running. Taxi will rollback to an
        // x86 instruction boundary. Then, if the rollback was induced by an asynchronous external
        // interrupt, Taxi will deliver the appropriate x86 interrupt. Else, the rollback was induced
                                                                                                       353
        // by a synchronous event so Taxi will resume execution in the converter, retriggering the
        // exception but this time with EPC.ISA == X86
        goto TAXi Rollback( asynchronous-flag, interrupt-byte )
} else if EPC.EM86 {
        // The emulator has been interrupted. The emulator is coded to allow for such
        // conditions and permits re-entry during long running routines (e.g. far call through a gate)
        // to deliver external interrupts
        goto EM86_Deliver_Interrupt( interrupt-byte )
} else {
        // This is the most difficult case - the machine was executing native Tapestry code on
        // behalf of an X86 thread. The X86 operating system may context switch. We must save
        // all native state and be able to locate it again when the x86 thread is resumed.
        allocate a free save slot; if unavailable free the save slot with oldest timestamp and try again
        save the entire native state (both the X86 and the extended state)
                                                                                        362
        save the X86 EIP in the save slot
        overwrite the two low-order bits of EPC with "01" (will become X86 interrupt EIP)
                                                                                                        -360
        store the 64-bit timestamp in the save slot, in the X86 EBX:ECX register pair (and,
                 for further security, store a redundant copy in the X86 ESI:EDI register pair)
        store the a number of the allocated save slot in the X86 EAX register (and, again for
                 further security, store a redundant copy in the X86 EDX register)
        goto EM86_Deliver_Interrupt( interrupt-byte ) -
}
                                                          -369
```

FIG. 3J

```
typedef struct {
                                          // pointer to next-most-recently-allocated save slot?
   save_slot_t *
                         newer,
                                          // pointer to next-older save slot
   save_slot_t *
                         older;
                                          // saved exception PC/IP
   unsigned int64
                         epc;
                                         // saved exception PCW (program control word)
   unsigned int64
                         pcw;
                                         // save the 63 writeable general registers
   unsigned int64
                         registers[63];
                                         // other words of Tapestry context
                                         // timestamp to detect buffer overrun
   timestamp_t
                         timestamp;
                                                                                    358
                         save_slot_ID;
                                         // ID number of the save slot \
   int
                                                  // full / empty flag -
                         save_slot_is_full;
   boolean
} save_slot_t;
save_slot_t *
                         save_slot_head;
                                                  // pointer to the head of the queue -
                                                  // pointer to the tail of the queue
save slot t*
                         save_slot_tail;
system initialization
   reserve several pages of unpaged memory for save slots
```

FIG. 3K






FIG. 3M

FIG. 3N





FIG. 30





		_				
		ENTRY	EVENT CODE	DONE ADDR	NEXT ADDR	
		1	RET	x86 CONTEXT	phys X:f	430
		2	NEW PAGE	phys Y:g	phys Y:h	440, 454
420≺		3	JCC FORWARD	phys Y:i	phys Y:k	<u>'</u>
		4	JNZ BACKWARD	phys Y:l	phys X:a	∼440 ∼440
		5	SEQ; ENV CHANGE	x86 CONTEXT	phys X:b	430
		6	IP-REL NEAR CALL	phys X:c	phys Z:d	440
		7	NEAR RET	phys Z:e	phys X:f	440
•	•					- <del>44</del> 0


FIG. 4A


		SO	URCE		PROFILE EVEN 41	П	INITIA PACK 41	ËT	OBEABLE EVENT 610 612
		7	CODE	EVENT	REUSE EVENT		7		PROBE EVENT BIT- ITLB PROBE ATTRIBUTE OR
			<u>402</u>		CODE				EMULATOR PROBE
1	412		0.0000	DEFAULT (x86 TRANSPARENT) EVENT, REUSE ALL CONVERTER VALUES	YES		NO		REUSE EVENT CODE
			0.0001	SIMPLE x86 INSTRUCTION COMPLETION (REUSE EVENT CODE)	YES		NO		REUSE EVENT CODE
			0.0010	PROBE EXCEPTION FAILED	YES		NO		REUSE EVENT CODE
			0.0011	PROBE EXCEPTION FAILED, RELOAD PROBE TIMER	YES		10		REUSE EVENT CODE
	_		0.0100	FLUSH EVENT	NO	2	NO	NO	•
, ,			0.0101	SEQUENTIAL; EXECUTION ENVIRONMENT CHANGED - FORCE EVENT	NO	YES	8	8	•
	RFE		0.0110	FAR RET	NO	YES	YES	2	•
440	(CONTEXT ~		0.0111	IRET	00	YES	9	8	
410	AT POINT ENTRY)		0.1000	FAR CALL	NO	YES	YES	YES	FAR CALL
	ENIKY)		0.1001	FAR JMP	NO	YES	YES	NO	•
			0.1010	SPECIAL; EMULATOR EXECUTION, SUPPLY EXTRA INSTRUCTION DATA O	NO	YES	NO	NO	•
			0.1011	ABORT PROFILE COLLECTION	NO	10	10	NO	
			0.1100	x86 SYNCHRONOUS/ASYNCHRONOUS INTERRUPT W/PROBE (GRP 0)	NO	YES	YES	YES	EMULATOR PROBE
			0.1101	x86 SYNCHRONOUS/ASYNCHRONOUS INTERRUPT (GRP 0)	NO	YES	YES	8	•
			0.1110	x86 SYNCHRONOUS/ASYNCHRONOUS INTERRUPT W/PROBE (GRP 1)	NO	YES	YES	YES	EMULATOR PROBE
			0.1111	x86 SYNCHRONOUS/ASYNCHRONOUS INTERRUPT (GRP 1)	NO	YES	YES	NO	•
ſ	CONVERTER (NEAR_ \ EDGE ENTRY)	$ \cdot $	1.0000	IP-RELATIVE JNZ FORWARD (OPCODE: 75, OF 85)	NO	YES	YES	NO	•
			1.0001	IP-RELATIVE JNZ BACKWARD (OPCODE: 75, OF 85)	NO	YES	YES	YES	JNZ
			1.0010	IP-RELATIVE CONDITIONAL JUMP FORWARD - (JCC, JCXZ, LOOP)	NO	YES	YES	NO	
			1.0011	IP-RELATIVE CONDITIONAL JUMP BACKWARD - (JCC, JCXZ, LOOP)	NO	YES	YES	YES	COND JUMP
			1.0100	IP-RELATIVE, NEAR JMP FORWARD (OPCODE: E9, EB)	NO	YES	YES	NO	•
			1.0101	IP-RELATIVE, NEAR JMP BACKWARD (OPCODE: E9, EB)	NO	YES	YES	YES	NEAR JUMP
			1.0110	RET/RET IMM16 (OPCODE C3, C2 /W)	NO	YES	YES	NO	
404			1.0111	IP-RELATIVE, NEAR CALL (OPCODE: E8)	NO	YES	YES	YES	NEAR CALL
404			1.1000	REPE/REPNE CMPS/SCAS (OPCODE: A6, A7, AE, AF)	NO	YES	NO	NO	•
			1.1001	REP MOVS/STOS/LDOS (OPCODE: A4, A5, AA, AB, AC, AD)	NO	YES	10	10	•
			1.1010	INDIRECT NEAR JMP (OPCODE: FF /4)	NO	YES	YES	NO	•
			1.1011	INDIRECT NEAR CALL (OPCODE: FF /2)	NO	YES	YES	YES	NEAR CALL
			1.1100	LOAD FROM I/O MEMORY (TLB.ASI I=0) (NOT USED IN T1)	NO	YES	NO	NO	•
			1.1101	AVAILABLE FOR EXPANSION	NO	NO	NO	NO	•
			1.1110	DEFAULT CONVERTER EVENT; SEQUENTIAL 406	NO	NO	NO	NO	•
l			1.1111	NEW PAGE (INSTRUCTION ENDS ON LAST BYTE OF A PAGE FRAME OR STRADDLES ACROSS A PAGE FRAME BOUNDARY) 408	NO	YES	NO	NO	
	,			FIG AR					

FIG. 4B











630 ر م 0 9 Probe\_Timer  $\circ$ **၀** ၈ 492 Profile\_Timer 2 9 დ თ ကဝ

FIG. 41











FIG. 6A










FIG. 7B







FIG. 7C





- ;

FIG. 7D










COMMAND BIT	BIT POSITION	MEANING
D	5	DISABLE MONITORING OF DMA WRITES BY CLEARING THE DMU ENABLE FLAG
E	4	ENABLE MONITORING OF DMA WRITES BY SETTING THE DMU ENABLE FLAG
R	3	RESET ALL SMRS: CLEAR ALL A AND MPF BITS AND CLEAR THE DMU OVERRUN FLAG
Α	2	ALLOCATE AN INACTIVE SMR ON A FAILED SEARCH
M	1	ALLOW MPF MODIFICATIONS
Х	0	NEW MPF BIT VALUE TO RECORD ON SUCCESSFUL SEARCH (OR ALLOCATION)

M	Х	ACTION
0		INHIBIT MODIFICATION OF THE MPF BIT
1	0	CLEAR THE CORRESPONDING MPF BIT
1	1	SET THE CORRESPONDING MPF BIT

FIG. 7J






SIZE	BIT(S)	NAME	FUNCTION
1	63	SEG.EN	ENABLES SEGMENT LIMIT/PROTECTION CHECKING
1	62	SEG.PR	CHOOSES WHICH PROTECTION BITS TO USE FOR PAGE TABLE PROTECTION - ( 0 MEANS PSW.UK OR 1 MEANS MISC.UK)
3	61:59	SEG.AS	ADDRESS SPACE (ONLY USED WHEN SEG.PAGE IS 0)
		SEG.TIO, SEG.EXT	ADDRESS SPACE EXTENSION (ONLY USED WHEN SEG.PAGE IS 1)
3	58:56	SEG.RWX	READ/WRITE/EXECUTE '1' MEANS ENABLED - ALL 000 MEANS IT'S AN INVALID SEGMENT
1	55	SEG.PAGE	ENABLES THE PAGING SYSTEM (TRANSLATION AND CHECKING)
1	54	SEG.B	SEGMENT SIZE (1 MEANS 32-BIT, 0 MEANS 16-BIT)
1	53	SEG.D	SEGMENT DIRECTION (0 MEANS EXPAND UP)
1	52	SEG.G	SIZE OF LIMIT (1 MEANS IT'S IN 4k PAGES)
20	51:32	SEG.LIMIT	SEGMENT LIMIT
32	31:0	SEG.BASE	SEGMENT BASE
		<u>_</u> .	

FIG. 8A

## AT CODE GENERATION TIME:






FIG. 8B




FIG. 8C




FIG. 9A

VIRTUAL X86 PROCESS	
<u>311</u>	

X86 EMULATOR

HANDLER 1:

RFE
HANDLER 2:

RFE
HANDLER 3:

RFE

RFE

EMULATOR INTERFACE REGISTERS					912			
USER/ KERNEL	INTERRUPT ENABLE	ISA 194	SINGLE STEP		X86 COMPLETED	FRAC 934	EIP	
EPC <u>91</u>	4							
ADD		FECTIVE PERAND SIZE	LOO					
	RENT P	NEXT IP	LE	N OPCC	DE FP OPCODE	SEGM	ENT	
	AND REGS	DISP	IMI	МОДІ	BASE	IND	EX	CALE

FIG. 9B





FIG. 9C




MNEMONIC	TYPE	DESCRIPTION OF SIDE-BAND INFORMATION
INSTRUCTIONS WITH Imm6 FIELD		THE CONVERTER MAY SUPPLY A FULL 32-BIT IMMEDIATE.
BRANCHES WITH DISPLACEMENT		THE CONVERTER MAY SUPPLY A FULL 32-BIT DISPLACEMENT.
LDA/STA	INTEGER	A FULL 32-BIT DISPLACEMENT IS SENT ON THE IMMEDIATE BUS; THIS IS ADDED TO SRC1 TO COMPUTE THE OFFSET FOR SOME ADDRESSING MODES.
CJcond	INTEGER	THE CONVERTER MAY SPECIFY A 16 OR 32-BIT ADDRESS SIZE IN PARALLEL WITH THIS INSTRUCTION (A 32-BIT DISPLACEMENT MAY ALSO BE PROVIDED).
CJcond	INTEGER	THE CONVERTER MAY SPECIFY A 16 OR 32-BIT ADDRESS SIZE IN PARALLEL WITH THIS INSTRUCTION. A 32-BIT DISPLACEMENT MAY ALSO BE PROVIDED.
FROMPR	INTEGER	3-BITS OF TOS (TOP-OF-STACK) ARE SENT ON THE IMMEDIATE BUS IN PARALLEL WITH THIS INSTRUCTION FOR USE BY THE FNSTSW INSTRUCTION CONVERTER SEQUENCE.
LEA	INTEGER	A 6-BIT INDEX REGISTER SPECIFIER, A 32- BIT DISPLACEMENT, AND A 2-BIT SCALE FACTOR ARE PASSED FROM THE CONVERTER AS ADDITIONAL INPUT TO THE HARDWARE IN ORDER TO FORM A COMPLETE x86 ADDRESSING MODE.
LDAI	INTEGER	A 6-BIT INDEX REGISTER SPECIFIER, A 32- BIT DISPLACEMENT, AND A 2-BIT SCALE FACTOR ARE PASSED FROM THE CONVERTER AS ADDITIONAL INPUT TO THE HARDWARE IN ORDER TO FORM A COMPLETE x86 ADDRESSING MODE. ADDITIONALLY, A SECOND DESTINATION REGISTER IS PASSED AS THE DESTINATION OF THE ADDRESS AUTOINCREMENT MODE.
LOOP, LOOPZ, LOOPNZ	INTEGER	THE CONVERTER MAY SPECIFY A 16 OR 32-BIT ADDRESS SIZE IN PARALLEL WITH THIS INSTRUCTION. A 32-BIT DISPLACEMENT MAY ALSO BE PROVIDED.
STAI	INTEGER	A 6-BIT INDEX REGISTER SPECIFIER, A 32- BIT DISPLACEMENT, AND A 2-BIT SCALE FACTOR ARE PASSED FROM THE CONVERTER AS ADDITIONAL INPUT TO THE HARDWARE IN ORDER TO FORM A COMPLETE x86 ADDRESSING MODE. ADDITIONALLY, A SECOND DESTINATION REGISTER IS PASSED AS THE DESTINATION OF THE ADDRESS AUTOINCREMENT MODE.
PSHUFW	MMX	ONLY 6 BITS OF THE Imm8 ARE STORED IN THE INSTRUCTION. THE REMAINING TWO BITS ARE CREATED BY THE HW CONVERTER.
FLDA	FP EP	A 6-BIT INDEX REGISTER SPECIFIER AND A 32- BIT DISPLACEMENT, AND A 2-BIT SCALE FACTOR ARE PASSED FROM THE CONVERTER AS ADDITIONAL INPUT TO THE HARDWARE IN ORDER TO FORM A COMPLETE x86 ADDRESSING MODE.
FTST	FP EP	1-BIT OF STO_VALID IS SENT ON THE IMMEDIATE BUS IN PARALLEL WITH THIS INSTRUCTION.
FSTA	FP EP	A 6-BIT INDEX REGISTER SPECIFIER AND A 2- BIT SCALE FACTOR ARE PASSED FROM THE CONVERTER AS ADDITIONAL INPUT TO THE HARDWARE IN ORDER TO FORM A COMPLETE x86 ADDRESSING MODE.
FXAM	FP EP	1 BIT STO_VALID IS PASSED ON THE IMMEDIATE BUS.
INSTRUCTION CONTROL		INSTRUCTION BOUNDARY INFORMATION: - START OF INSTRUCTION OR STRING ITERATION - LAST OF SEQUENCE - FP_DP/ ,,, INTERNMENT CONTROL - FP_TAG_MAP INTERNMENT CONTROL

FIG. 9D



IDIOM	USAGE
LOAD / OP [/STORE]	LOAD DATA
COMPLEX ADDRESS CALCULATION	COMPUTED OFFSET
MOV mem, [DEFGS]S / PUSH [DEFGS]S (SELECTOR PUSH/STORE)	SELECTOR (PROCESSOR REGISTER NOT DIRECTLY ACCESSIBLE BY STORE INSTRUCTIONS)
PUSHA (PUSH ALL)	INTERMEDIATE STACK POINTER; COMMIT AT END
POPA (POP ALL)	INTERMEDIATE STACK POINTER; COMMIT AT END
MOV mem, Imm / PUSH Imm	INTERMEDIATE (NOT AVAILABLE AS AN OPERAND TO STORE INSTRUCTION)
MULTIPLY	INTERMEDIARY TO CONNECT CONTIGUOUS NATIVE REGISTER PAIR TO X86 REGISTER PAIR
DIVIDE	
XCHG	THE CLASSIC USE OF A TEMPORARY!
POP mem	STACK POINTER UNTIL MEMORY OPERATIONS ARE FINISHED

FIG. 9F



```
X86 instruction CALL r/mX /* near absolute call */
                                                                Native Instruction Recipe
  IF target instruction pointer is not within code segment limit
                                                                  LOAD.limit_check r0,CS:reg_d
    THEN #GP(0); FI;
                           L968
                                                                           971
  IF stack not large enough for a 4-byte return address
                                                                            972
    THEN #SS(0); FI;
                             L969
                                                                  STOREDEC.X IP,SS,ESP
  Push(EIP);
  EIP := EIP + DEST:
                                                                                 reg_d
                                           FIG. 9H
 X86 instruction CALL re1X /* near IP-relative call */
                                                                Native Instruction Recipe
  IF target instruction pointer is not within code segment limit
    THEN #GP(0); FI;
  IF stack not large enough for a 4-byte return address
    THEN #SS(0); FI;
  Push(EIP);
                                                                  STOREDEC.X IP,SS,ESP
 EIP := EIP + DEST;
                                                                                 reg_d
                                           FIG. 91
                                                                                     981
 X86 instruction LOOP imm8
                                                                Native Instruction Recipe
  Count := ECX;
  Count := Count - 1;
                                                                  DEC.X
                                                                                 ECX,ECX
 IF (Count == 0)
     THEN BranchCond := 1;
                                                                      982
    ELSE BranchCond : = 0;
 FI;
                                                                  CJNE
                                                                                  ECX,r0,imm8
                                                                            -983
IF (BranchCond == 1)
THEN
 NextEIP := NextEIP + SignExtend(DEST);
  IF target instruction pointer is not with code segment limit
  THEN
    #GP(0); /* ECX not modified */
  ELSE
     ECX := COUNT;
     EIP := NextEIP;
 FI;
ELSE
 ECX := Count;
  Terminate loop and continue program execution at EIP;
FI;
```

FIG. 9J




FIG. 9K